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We report gate-tunable memristive switching in patterned LaAlO3/SrTiO3 interfaces at cryogenic temperatures. The application of voltages in the order of a few volts to the back gate of the device allows controlling and switching on and -off the inherent memory functionality (memristance). For large and small gate voltages a simple non-linear resistance characteristic is observed while a pinched hysteresis loop and memristive switching occurs in an intermediate voltage range. The memristance is further controlled by the density of oxygen vacancies, which is tuned by annealing the sample at 300 °C in nitrogen atmosphere. Depending on the annealing time the memristance at zero gate voltage can be switched on and off leading to normally-on and normally-off memristors. The presented device offers reversible and irreversible control of memristive characteristics by gate voltages and annealing, respectively, which may allow to compensate fabrication variabilities of memristors that complicate the realization of large memristor-based neural networks. a) Corresponding author; electronic mail: fabian.hartmann@physik.uni-wuerzburg.de.
The interplay of charge, spin and orbital degrees of freedom in transition metal oxides (TMOs) leads to a variety of physical properties including the formation of quasi two-dimensional electron systems (q2-DES), 1,2 superconductivity, 3,4 ferroelectricity 5, 6 and magnetism. [7] [8] [9] The formation of a q2-DES was first observed at the LaAlO3/SrTiO3 (LAO/STO) interface by Ohtomo and Hwang in 2004 . 1 Electronic reconstruction due to the polar discontinuity between the LAO film and the STO substrate has been suggested as an explanation for the formation of the metallic interface state. 10 However, depending on deposition parameters, oxygen vacancies in the STO substrate may also provide charge carriers and contribute to the q2-DES formation. 7, [11] [12] [13] Controlling the drift of the oxygen vacancies with an electric field enables the realization of resistance switching, that can be connected to memristor theory. 14, 15 Memristors are promising candidates to implement synaptic functionalities in artificial neural networks 16, 17 and enable the implementation of brain-inspired recognition and classification tasks. 18 They are characterized by a state-dependent memory resistance (memristance) which is governed by the previous charge flow through the device and leads to a characteristic pinched hysteresis loop in the currentvoltage-plane. 14, 19 Up to now, memristors have been realized in various material systems including twodimensional MoS2, [20] [21] [22] ZnO nanorods, 23 organic materials 24 and transition metal oxides like HfOx, 25 Ta2O5 26 or STO. [27] [28] [29] Resistive switching in transition metal oxides is explained by the drift of mobile anions and cations in an electric field 30 and enable the realization of logic gates, 31 memories 32 or inmemory-adders. 33 Memristive functionality has also been reported for planar LAO/STO interfaces with non-ohmic contacts. 34, 35 For the scalability of memristive networks, the variability in the fabrication process is essential. 36 Device variability may be compensated by tuning characteristic voltages such as the set voltage with additional gates, which may be beneficial for fault tolerant architectures. 20 The memristor proposed here is based on patterned LAO/STO interfaces and enables controlling of the memristance with back gate voltages of only a few volts. For large and low back gate voltages, the area of the pinched hysteresis loop tends to zero and the device shows non-linear resistances without inherent memory. Due to the gate-tunable memristance, the device is suitable as artificial synapse with learning processes supervised by a control voltage. In addition, the memory functionality is tuned by creating oxygen vacancies when the sample is annealed at 300 °C in nitrogen atmosphere, which allows implementing normally-on and normally-off memristors showing non-linear resistances and pinched hysteresis loops at zero gate voltage, respectively. induced by oxygen defects. 40 As the vacancies act as scattering centers, the mobilities of the annealed samples are as well reduced in the temperature range from 2 to 300 K.
A typical current-voltage-characteristics of the device is shown in Fig. 2(a) . The voltage Vb (voltage source) is applied to one terminal of the wire and the other terminal is connected to ground. Performing a closed voltage sweep cycle, a pinched hysteresis loop in the I-V-plane as characteristic of memristors is evident. 19 The pinched hysteresis loop can be explained by charging and discharging of interfacial traps (e.g. metal-induced gap states, oxygen vacancies in the LAO or STO) in the contact region. 34 In analogy to Ref. 34 , the device can be represented by an equivalent circuit consisting of the wire-resistance Rwire and two non-ohmic resistances RLAO,1 and RLAO,2 that represent Schottky-barriers at the metal/LAO/q2-DES interface (see inset of Fig. 2(a) ). These Schottky-barriers host interfacial traps which become charged via tunneling at negative voltages leading to larger Schottky barriers and contact resistances RLAO,1 and RLAO,2. Consequently, the total resistance of the equivalent circuit increases as Increasing driving frequencies of the voltage sweep reduce the area of the hysteresis as displayed in Fig.   2 (b). For larger frequencies, the charge in the interfacial traps remains constant due to the low tunneling rate compared to the driving frequency. Consequently, the total resistance of the equivalent circuit remains constant during one sweep cycle and the area of the hysteresis is almost reduced to zero for a frequency of 100 Hz. Hence the switching time of the presented memristor is in the order of 10 ms, which is larger than the switching time of 100 µs in unpatterned LAO/STO interfaces with Pt-contacts. 35 The lowest reported switching time is 10 ns in TaOx-based memristors. 26 Smaller switching times of the present device may be realized by increasing the operation voltage range.
In contrast to previous reports on resistance switching based on non-ohmic contacts of a planar q2-DES, 34, 35 we report resistance switching of a patterned q2-DES with memristance control by the application of back gate voltages in the range of a few volts only. Realizing a wire with lateral width of 200 nm enables efficient resistance modulation of the wire with relatively low voltages applied to the back gate due to a geometry induced increase of the capacitance between the wire and the back gate. Fig. 3(a) shows current-voltage-characteristics for different back gate voltages, obtained after annealing the device for six minutes in nitrogen atmosphere at 300 °C. Varying areas of the pinched hysteresis loop are observed when tuning the back gate voltage. Fig. 3(b) shows the areas of the pinched hysteresis loops versus the gate voltage (orange squares correspond to the annealing time of 6 min and the I-V-curves presented in Fig. 3(a) ). For a gate voltage of -3 V the area is maximal. The dependency of the area on the gate voltage is explained by resistance changes of the wire (Rwire in Eq. (1) To further investigate fabrication-dependent memristance-control, the device was annealed at 300 °C in nitrogen atmosphere. With their state-dependent resistance, memristors enable emulating synaptic functionalities which may be implemented in novel, brain-inspired computing architectures. 16, 18 To investigate the impact of gatetunable memristors on synaptic functionalities, the device is excited with voltage pulses while applying constant back gate voltages. Fig. 4(a) shows the conductance of the device versus pulse number when applying voltage pulses with width and amplitudes of 25 µs and 8 V, respectively. Initially (N = 0), the conductance is low and increases for larger N. The conductance of the device can be increased by voltage pulses, which is essential to implement synaptic functionalities. In addition, the gate voltage allows to control the conductance for N = 50 (see Fig. 4(b) ). For larger gate voltages the conductance increases.
Applying voltage pulses with negative amplitudes of -6 V and widths of 250 µs enables to successively reduce an initially large conductance as depicted in Fig. 4(c) . Here, the gate voltage allows to tune the conductance reduction per pulse. Controlling the conductance of the device with voltage pulses enables emulating synaptic plasticity which is key for learning and memory in neural networks. [42] [43] [44] The dependency of the memristance change on the back gate voltage is beneficial to tune learning processes of different synapses. As an example, negative back gate voltages allow to suppress the conductance increase in Fig. 4(b) and require the excitation with many pulses to reduce the conductance (see Fig. 4 
(d)). Memristors with additional gates
have not been studied intensively in the literature, but control of the set-voltage was reported in Ref. 20 .
The presented memristance control is due to accumulation and depletion of a narrow wire and may be transferrable to other memristor realizations that show synaptic functionalities at room temperature.
In summary, we present a memristor based on a patterned LAO/STO heterostructure that allows 
